Ð þí»š8ªì(®ª´ ',Qualcomm Technologies, Inc. SM8550 HDK2qcom,sm8550-hdkqcom,sm8550 =embeddedchosenJserial0:115200n8clocksxo-board 2fixed-clockVc“àsÚsleep-clk 2fixed-clockVc}s*bi-tcxo-div2-clkV2fixed-factor-clock{‚�s)bi-tcxo-ao-div2-clkV2fixed-factor-clock{‚�s¶pcie-1-phy-aux-clk 2fixed-clockVcès-cpus cpu@0—cpu2arm,cortex-a510£{§psciµÆÔpsciçø d%sl2-cache2cache4@µsl3-cache2cache4@scpu@100—cpu2arm,cortex-a510£{§psciµÆÔpsciçø d%sl2-cache2cache4@µscpu@200—cpu2arm,cortex-a510£{§psciµ Æ Ôpsciçø d%sl2-cache2cache4@µs cpu@300—cpu2arm,cortex-a715£{§psciµ Æ Ôpsciçø %sl2-cache2cache4@µs cpu@400—cpu2arm,cortex-a715£{§psciµ ÆÔpsciçø %sl2-cache2cache4@µs cpu@500—cpu2arm,cortex-a710£{§psciµÆÔpsciçø %sl2-cache2cache4@µscpu@600—cpu2arm,cortex-a710£{§psciµÆÔpsciçø %sl2-cache2cache4@µscpu@700—cpu2arm,cortex-x3£{§psciµÆÔpsciçøf L%sl2-cache2cache4@µscpu-mapcluster0core0Ncore1Ncore2Ncore3Ncore4Ncore5Ncore6Ncore7Nidle-statesRpscicpu-sleep-0-02arm,idle-state_silver-rail-power-collapseo@†&—î§,¸s"cpu-sleep-1-02arm,idle-state_gold-rail-power-collapseo@†X—§È¸s#cpu-sleep-2-02arm,idle-state_goldplus-rail-power-collapseo@†ô—F§8¸s$domain-idle-statescluster-sleep-02domain-idle-stateoAD†î— .§#¸s%cluster-sleep-12domain-idle-stateoAÃD† ð—0§'¦s&firmwarescm2qcom,scm-sm8550qcom,scmÉ�Ùinterconnect-02qcom,sm8550-clk-virtçû s3interconnect-12qcom,sm8550-mc-virtçû smemory@a0000000—memory£ pmu2arm,armv8-pmuv3  psci 2arm,psci-1.0®smcpower-domain-cpu0Æ!*"spower-domain-cpu1Æ!*"spower-domain-cpu2Æ!*"s power-domain-cpu3Æ!*#s power-domain-cpu4Æ!*#spower-domain-cpu5Æ!*#spower-domain-cpu6Æ!*#spower-domain-cpu7Æ!*$spower-domain-cluster*%&s!reserved-memory =hyp-region@80000000£€ Dcpusys-vm-region@80a00000£€ @Dhyp-tags-region@80e00000£€à=Dxbl-sc-region@d8100000£ØDhyp-tags-reserved-region@811d0000£�Dxbl-dt-log-merged-region@81a00000£� &Daop-cmd-db-region@81c60000 2qcom,cmd-db£�ÆDaop-config-merged-region@81c80000£�È@Dsmem@81d00000 2qcom,smem£�Ð K'Dadsp-mhi-region@81f00000£�ðDglobal-sync-region@82600000£‚`Dtz-stat-region@82700000£‚pDcdsp-secure-heap-region@82800000£‚€`Dmpss-region@8a800000£Š€€Dsœq6-mpss-dtb-region@9b000000£›Ds�ipa-fw-region@9b080000£›Ds™ipa-gsi-region@9b090000£›  Dgpu-micro-code-region@9b09a000£›   Ds“spss-region@9b100000£›Dspu-tz-shared-region@9b280000£›(Dspu-modem-shared-region@9b2e0000£›.Dcamera-region@9b300000£›0€Dvideo-region@9bb00000£›°pDcvp-region@9c200000£œ pDcdsp-region@9c900000£œ�Dsçq6-cdsp-dtb-region@9e900000£ž�Dsèq6-adsp-dtb-region@9e980000£ž˜Dsãadspslpi-region@9ea00000£ž Dsârmtfs-region@d4a800002qcom,rmtfs-mem£Ô¨(DSbmpss-dsm-region@d4d00000£ÔÐ0Dsžtz-reserved-region@d8000000£ØDcpucp-fw-region@d8140000£ØDqtee-region@d8300000£Ø0PDta-region@d8800000£Ø€ Dtz-tags-region@e1200000£á tDhwfence-shbuf-region@e6440000£æD'�Dtrust-ui-vm-region@f3600000£ó`®àDtrust-ui-vm-dump-region@f80ee000£øàDtrust-ui-vm-qrt-region@f80ef000£øð�Dtrust-ui-vm-vblk0-ring-region@f80f8000£ø€@Dtrust-ui-vm-vblk1-ring-region@f80fc000£øÀ@Dtrust-ui-vm-swiotlb-region@f8100000£øDoem-vm-region@f8400000£ø@€Doem-vm-vblk0-ring-region@fcc00000£üÀ@Doem-vm-swiotlb-region@fcc04000£üÀ@Dhyp-ext-tags-region@fce00000£üà�Dhyp-ext-reserved-region@ff700000£ÿpDsmp2p-adsp 2qcom,smp2pl»­v( Š(‘ master-kernel°master-kernelÀsäslave-kernel °slave-kernel×ìsàsmp2p-cdsp 2qcom,smp2pl^°v( Š(‘ master-kernel°master-kernelÀséslave-kernel °slave-kernel×ìsåsmp2p-modem 2qcom,smp2pl³¬v( Š(‘ master-kernel°master-kernelÀsŸslave-kernel °slave-kernel×ìsšipa-ap-to-modem°ipaÀs˜ipa-modem-to-ap°ipa×ìs—soc@0 2simple-bus=ý clock-controller@1000002qcom,sm8550-gcc£BV4{)*+,-.../s1mailbox@4080002qcom,sm8550-ipccqcom,ipcc£@€  å×ìs(dma-controller@800000(2qcom,sm8550-gpi-dmaqcom,sm6350-gpi-dma!£€� LMNOPQRSTUVW, 9> J06 Qdisableds6geniqup@8c00002qcom,geni-se-qup£Œ = Xm-ahbs-ahb{1�1‚ J0# Qokayi2c@8800002qcom,geni-i2c£ˆ@Xse{1oddefaultr2  u HÙ3345|qup-corequp-configqup-memory �66”txrx Qdisabledspi@8800002qcom,geni-spi£ˆ@Xse{1o  uddefaultr78HÙ3345|qup-corequp-configqup-memory �66”txrx  Qdisabledi2c@8840002qcom,geni-i2c£ˆ@@Xse{1qddefaultr9  G HÙ3345|qup-corequp-configqup-memory �66”txrx Qdisabledspi@8840002qcom,geni-spi£ˆ@@Xse{1q  Gddefaultr:;HÙ3345|qup-corequp-configqup-memory �66”txrx  Qdisabledi2c@8880002qcom,geni-i2c£ˆ€@Xse{1sddefaultr<  H HÙ3345|qup-corequp-configqup-memory �66”txrx Qdisabledspi@8880002qcom,geni-spi£ˆ€@Xse{1s  Hddefaultr=>HÙ3345|qup-corequp-configqup-memory �66”txrx  Qdisabledi2c@88c0002qcom,geni-i2c£ˆÀ@Xse{1uddefaultr?  I HÙ3345|qup-corequp-configqup-memory �66”txrx Qdisabledspi@88c0002qcom,geni-spi£ˆÀ@Xse{1u  Iddefaultr@AHÙ3345|qup-corequp-configqup-memory �66”txrx  Qdisabledi2c@8900002qcom,geni-i2c£‰@Xse{1wddefaultrB  J HÙ3345|qup-corequp-configqup-memory �66”txrx Qdisabledspi@8900002qcom,geni-spi£‰@Xse{1w  JddefaultrCDHÙ3345|qup-corequp-configqup-memory �66”txrx  Qdisabledi2c@8940002qcom,geni-i2c£‰@@Xse{1yddefaultrE  K HÙ3345|qup-corequp-configqup-memory �66”txrx Qdisabledspi@8940002qcom,geni-spi£‰@@Xse{1y  KddefaultrFGHÙ3345|qup-corequp-configqup-memory �66”txrx  Qdisabledserial@8980002qcom,geni-uart£‰€@Xse{1{ddefaultrHI  Í0Ù3345|qup-corequp-configQokaybluetooth2qcom,wcn7850-btžJ«K¹KÇKØLéMú0Ô NQ NRrOddefaulti2c@89c0002qcom,geni-i2c£‰À@Xse{1}ddefaultrP  Î HÙ3345|qup-corequp-configqup-memory �66”txrx Qdisabledspi@89c0002qcom,geni-spi£‰À@Xse{1}  ÎddefaultrQRHÙ3345|qup-corequp-configqup-memory �66”txrx  Qdisabledgeniqup@9c00002qcom,geni-se-i2c-master-hub£œ Xs-ahb{1Z =Qokayi2c@9800002qcom,geni-i2c-master-hub£˜@Xsecore{1F1EddefaultrS  Ð 0Ù3345|qup-corequp-config Qdisabledi2c@9840002qcom,geni-i2c-master-hub£˜@@Xsecore{1H1EddefaultrT  Ñ 0Ù3345|qup-corequp-config Qdisabledi2c@9880002qcom,geni-i2c-master-hub£˜€@Xsecore{1J1EddefaultrU  Ò 0Ù3345|qup-corequp-configQokaytypec-mux@42 2fcs,fsa4480£BV)5portendpointHWsi2c@98c0002qcom,geni-i2c-master-hub£˜À@Xsecore{1L1EddefaultrX  Ó 0Ù3345|qup-corequp-config Qdisabledi2c@9900002qcom,geni-i2c-master-hub£™@Xsecore{1N1EddefaultrY  Ô 0Ù3345|qup-corequp-config Qdisabledi2c@9940002qcom,geni-i2c-master-hub£™@@Xsecore{1P1EddefaultrZ  Õ 0Ù3345|qup-corequp-config Qdisabledi2c@9980002qcom,geni-i2c-master-hub£™€@Xsecore{1R1Eddefaultr[  Ö 0Ù3345|qup-corequp-config Qdisabledi2c@99c0002qcom,geni-i2c-master-hub£™À@Xsecore{1T1Eddefaultr\  × 0Ù3345|qup-corequp-config Qdisabledi2c@9a00002qcom,geni-i2c-master-hub£š@Xsecore{1V1Eddefaultr]  Ø 0Ù3345|qup-corequp-config Qdisabledi2c@9a40002qcom,geni-i2c-master-hub£š@@Xsecore{1X1Eddefaultr^  Ù 0Ù3345|qup-corequp-config Qdisableddma-controller@a00000(2qcom,sm8550-gpi-dmaqcom,sm6350-gpi-dma!£ � %&'()*, 9 J0¶Qokaysageniqup@ac00002qcom,geni-se-qup£¬ = Xm-ahbs-ahb{11€ J0£Ù33 |qup-core Qokayi2c@a800002qcom,geni-i2c£¨@Xse{1]ddefaultr_  a HÙ3345`|qup-corequp-configqup-memory �aa”txrxQokayc€hdmi-bridge@2b2lontium,lt9611uxc£+ vN XNdbcrdeddefaultports port@0£endpointHfsÅport@2£endpointHgsspi@a800002qcom,geni-spi£¨@Xse{1]  addefaultrhiHÙ3345`|qup-corequp-configqup-memory �aa”txrx  Qdisabledi2c@a840002qcom,geni-i2c£¨@@Xse{1_ddefaultrj  b HÙ3345`|qup-corequp-configqup-memory �aa”txrx Qdisabledspi@a840002qcom,geni-spi£¨@@Xse{1_  bddefaultrklHÙ3345`|qup-corequp-configqup-memory �aa”txrx  Qdisabledi2c@a880002qcom,geni-i2c£¨€@Xse{1addefaultrm  c HÙ3345`|qup-corequp-configqup-memory �aa”txrx Qdisabledspi@a880002qcom,geni-spi£¨€@Xse{1a  cddefaultrnoHÙ3345`|qup-corequp-configqup-memory �aa”txrx  Qdisabledi2c@a8c0002qcom,geni-i2c£¨À@Xse{1cddefaultrp  d HÙ3345`|qup-corequp-configqup-memory �aa”txrx Qdisabledspi@a8c0002qcom,geni-spi£¨À@Xse{1c  dddefaultrqrHÙ3345`|qup-corequp-configqup-memory �aa”txrx  Qdisabledi2c@a900002qcom,geni-i2c£©@Xse{1eddefaultrs  e HÙ3345`|qup-corequp-configqup-memory �aa”txrx Qdisabledspi@a900002qcom,geni-spi£©@Xse{1e  eddefaultrtuHÙ3345`|qup-corequp-configqup-memory �aa”txrx  Qdisabledi2c@a940002qcom,geni-i2c£©@@Xse{1gddefaultrv  fHÙ3345`|qup-corequp-configqup-memory �aa”txrx  Qdisabledspi@a940002qcom,geni-spi£©@@Xse{1g  fddefaultrwxHÙ3345`|qup-corequp-configqup-memory �aa”txrx  Qdisabledi2c@a980002qcom,geni-i2c£©€@Xse{1iddefaultry  kHÙ3345`|qup-corequp-configqup-memory �aa”txrx  Qdisabledspi@a980002qcom,geni-spi£©€@Xse{1i  kddefaultrz{HÙ3345`|qup-corequp-configqup-memory �aa”txrx  Qdisabledserial@a9c0002qcom,geni-debug-uart£©À@Xse{1kddefaultr|  C|qup-corequp-config0Ù3345Qokayinterconnect@15000002qcom,sm8550-cnoc-main£P0€çû s~interconnect@16000002qcom,sm8550-config-noc£`bçû s5interconnect@16800002qcom,sm8550-system-noc£hЀçû interconnect@16c00002qcom,sm8550-pcie-anoc£l"ç{11 û s}interconnect@16e00002qcom,sm8550-aggre1-noc£nDç{11û s`interconnect@17000002qcom,sm8550-aggre2-noc£päç{ û sinterconnect@17800002qcom,sm8550-mmss-noc£x¸çû s¸rng@10c30002qcom,sm8550-trngqcom,trng£ 0pcie@1c00000—pci2qcom,pcie-sm8550P£À0`` ¨``oparfdbielbiatuconfig 8=` `0`0Ðyÿƒ�¡` �Ž��‘’“”(«msi0msi1msi2msi3msi4msi5msi6msi7컠Ε–—˜8{1"1$1%1*1+11=Xauxcfgbus_masterbus_slaveslave_q2addrss_sf_tbunoc_aggr0Ù}4~|pcie-memcpu-pcie Ü ä00î1õpciÆ1+pciephyQokay N` N^r€ddefaultphy@1c06000 2qcom,sm8550-qmp-gen3x2-pcie-phy£À` ({1"1$1&1(Xauxcfg_ahbrefrchngpipeî1õphy'1&7õáÆ1VLpcie0_pipe_clk_Qokayj�z‚s+pcie@1c08000—pci2qcom,pcie-sm8550P£À€0@@ ¨@@oparfdbielbiatuconfig 8=@ @0@0Ðyÿƒ�¡` 34589:vw(«msi0msi1msi2msi3msi4msi5msi6msi7컠β³¶·@{1,1.1/1617111 IXauxcfgbus_masterbus_slaveslave_q2addrss_sf_tbunoc_aggrcnoc_sf_axi'1,7$ø0Ù}4~ |pcie-memcpu-pcie Ü€� ä0€0�î11 õpcilink_downÆ1,pciephyQokay Nc Narƒddefaultphy@1c0e000 2qcom,sm8550-qmp-gen4x2-pcie-phy£Àà ({101.1214Xauxcfg_ahbrefrchngpipeî1 1 õphyphy_nocsr'127õáÆ1VLpcie1_pipe_clk_Qokayj„z‚Š�s,dma-controller@1dc4000 2qcom,bam-v1.7.4qcom,bam-v1.7.0£Ü@€  !›£J0€0�s…crypto@1dfa000)2qcom,sm8550-qceqcom,sm8150-qceqcom,qce£ß `�……”rxtxJ0€0�Ù|memoryphy@1d800002qcom,sm8550-qmp-ufs-phy£Ø {1�Xrefref_auxqrefÆ1î†õufsphyV_Qokayj‡z‚s.ufs@1d84000+2qcom,sm8550-ufshcqcom,ufshcjedec,ufs-2.0£Ø@0   .ufsphy¼î1õrstÆ1Ј J0`ƒÞ‰0Ù`45#|ufs-ddrcpu-ufsnXcore_clkbus_aggr_clkiface_clkcore_clk_uniproref_clktx_lane0_sync_clkrx_lane0_sync_clkrx_lane1_sync_clk@{1Š11‰1™1—1“1•òŠQokay XNÒ‹ûÖ  ŒO€*�s†opp-table2operating-points-v2s‰opp-75000000@9xhÀxhÀÐŽopp-150000000@9ðÑ€ðÑ€Ð�opp-300000000@9á£á£Јcrypto@1d88000;2qcom,sm8550-inline-crypto-engineqcom,inline-crypto-engine£Ø€€{1�sŠhwlock@1f400002qcom,tcsr-mutex£ô@s'clock-controller@1fc00002qcom,sm8550-tcsrsyscon£ü{Vsgpu@3d00000!2qcom,adreno-43050a01qcom,adreno0£ÐÙàÖ#okgsl_3d0_reg_memorycx_memcx_dbgc  ,J��Þ‘N’%Qokaysîzap-shaderW“eqcom/sm8550/a740_zap.mbnopp-table2operating-points-v2s‘opp-6800000009(‡úsÀopp-6150000009$¨'Às�opp-5500000009 ÈU€s€opp-4750000009OìÀsPopp-4010000009æÆ@s@opp-3480000009¾s<opp-2950000009•WÀs8opp-2200000009 ïs4gmu@3d6a000&2qcom,adreno-gmu-740.1qcom,adreno-gmu0£Ö PÕ (ogmursccgmu_pdc 01«hfigmu8{”””1 1 ””!XahbgmucxoaximemnochubdemetÆ””Ôcxgx J�}•Þ–s’opp-table2operating-points-v2s–opp-5000000009Íes€opp-2000000009 ëÂs@clock-controller@3d900002qcom,sm8550-gpucc£Ù {)11Vs”iommu@3da0000@2qcom,sm8550-smmu-500qcom,adreno-smmuqcom,smmu-500arm,mmu-500£Ú†“8 ¡¥¦§¨©ª«¬­®¯¦Ü>?@A“•˜™šœ�» {” 1 1!”XhlosbusifaceahbÆ”ƒs�ipa@3f400002qcom,sm8550-ipaJ0 0¢0£ôõPà@Àoipa-regipa-sharedgsi8vް——(«ipagsiipa-clock-queryipa-setup-ready{ Xcore0Ù45|memoryconfig}•¦˜˜*·ipa-clock-enabled-validipa-clock-enabledQokayÍselfW™eqcom/sm8550/ipa_fws.mbnremoteproc@40800002qcom,sm8550-mpss-pas£@@Lvššššš0«wdogfatalreadyhandoverstop-ackshutdown-ack{XxoÆ›› ÔcxmssÙ Wœ�ž}•¦Ÿ·stopQokay0eqcom/sm8550/modem.mbnqcom/sm8550/modem_dtb.mbnglink-edgev( Š(Ýmpss codec@6aa00002qcom,sm8550-lpass-wsa-macro£ª({ D f g¡XmclkmacrodcodecfsgenV Lwsa2-mclkãs¢soundwire@6ab00002qcom,soundwire-v2.0.0£«  «{¢XifaceÝWSA2r£ddefaultô ??�ÿÿÿ (ÿÿ ÿ ;ÿÿÿÿÿÿÿÿÿ Nÿÿÿÿÿÿÿÿÿÿÿ `ÿÿÿÿÿÿÿÿÿÿÿ qÿÿÿÿÿÿÿÿÿÿÿ ˆ £ÿÿÿÿÿÿÿÿÿÿÿÿÿ Àÿÿÿÿÿÿÿÿÿÿÿÿÿ ã Qdisabledcodec@6ac00002qcom,sm8550-lpass-rx-macro£¬({ @ f g¡XmclkmacrodcodecfsgenVLmclkãs¤soundwire@6ad00002qcom,soundwire-v2.0.0£­  ›{¤XifaceÝRXr¥ddefaultô ?�ÿÿÿÿÿÿ ( ÿÿÿÿÿÿ ; ÿÿÿÿÿÿ Nÿÿÿÿÿÿÿÿÿÿ `ÿÿÿÿÿÿÿÿÿÿ qÿÿÿÿÿÿÿÿ ˆÿÿÿÿÿÿÿÿÿ £ÿÿÿÿÿÿÿÿÿÿ Àÿÿÿÿÿÿ ãQokays codec@0,42sdw20217010d00£Øscodec@6ae00002qcom,sm8550-lpass-tx-macro£®({ 9 f g¡XmclkmacrodcodecfsgenVLmclkãs«codec@6b000002qcom,sm8550-lpass-wsa-macro£°({ B f g¡XmclkmacrodcodecfsgenVLmclkãs¦soundwire@6b100002qcom,soundwire-v2.0.0£±  ª{¦XifaceÝWSAr§ddefaultô ??�ÿÿÿ (ÿÿ ÿ ;ÿÿÿÿÿÿÿÿÿ Nÿÿÿÿÿÿÿÿÿÿÿ `ÿÿÿÿÿÿÿÿÿÿÿ qÿÿÿÿÿÿÿÿÿÿÿ ˆ £ÿÿÿÿÿÿÿÿÿÿÿÿÿ Àÿÿÿÿÿÿÿÿÿÿÿÿÿ ãQokaysspeaker@0,02sdw20217020400£r¨ddefault í©ýJ Jã SpkrLeftsspeaker@0,12sdw20217020400£rªddefault í©ýJ Jã SpkrRightssoundwire@6d300002qcom,soundwire-v2.0.0£Ó ð «corewakeup{«XifaceÝTXr¬ddefaultô,(;Nÿÿÿÿ`ÿÿÿÿqÿÿÿÿˆÿÿÿÿ£ÿÿÿÿÀ ãQokayscodec@0,32sdw20217010d00£Escodec@6d440002qcom,sm8550-lpass-va-macro£Ô@${ 9 f gXmclkmacrodcodecVLfsgenãs¡pinctrl@6e800002qcom,sm8550-lpass-lpi-pinctrl £è%Zjv©{ f g Xcoreaudios©tx-swr-active-states¬clk-pins‚gpio0 ‡swr_tx_clk�Ÿ©data-pins‚gpio1gpio2gpio14 ‡swr_tx_data�Ÿ¶rx-swr-active-states¥clk-pins‚gpio3 ‡swr_rx_clk�Ÿ©data-pins ‚gpio4gpio5 ‡swr_rx_data�Ÿ¶dmic01-default-stateclk-pins‚gpio6 ‡dmic1_clk�Ädata-pins‚gpio7 ‡dmic1_data�Ðdmic23-default-stateclk-pins‚gpio8 ‡dmic2_clk�Ädata-pins‚gpio9 ‡dmic2_data�Ðwsa-swr-active-states§clk-pins‚gpio10 ‡wsa_swr_clk�Ÿ©data-pins‚gpio11 ‡wsa_swr_data�Ÿ¶wsa2-swr-active-states£clk-pins‚gpio15 ‡wsa2_swr_clk�Ÿ©data-pins‚gpio16‡wsa2_swr_data�Ÿ¶spkr-1-sd-n-active-state‚gpio17‡gpio�©Ýs¨spkr-2-sd-n-active-state‚gpio18‡gpio�©Ýsªinterconnect@74000002qcom,sm8550-lpass-lpiaon-noc£@�€çû interconnect@74300002qcom,sm8550-lpass-lpicx-noc£C¢çû sáinterconnect@7e400002qcom,sm8550-lpass-ag-noc£äà€çû mmc@8804000$2qcom,sm8550-sdhciqcom,sdhci-msm-v5£€@ Ïß«hc_irqpwr_irq{1ƒ1„Xifacecorexo J0@èd,ø€hƛޭ0Ù45|sdhc-ddrcpu-sdhc ƒ Qokay "® r¯° +±°ddefaultsleep 5² A³ N Vopp-table2operating-points-v2s­opp-192000009$øдopp-500000009úð€ÐŽopp-1000000009õáÐ�opp-2020000009 F€еclock-controller@aaf00002qcom,sm8550-videocc£ ¯ {)1§Æ›ÐŽVclock-controller@ade00002qcom,sm8550-camcc£ Þ{1)¶*ƛЎVdisplay-subsystem@ae000002qcom,sm8550-mdss£ àomdss  S×ì {·11·=î·Æ·0Ù¸4 |mdp0-memmdp1-mem J0 =Qokays¹display-controller@ae010002qcom,sm8550-dpu £ àð ë  omdpvbif¹ 0{11··@·=·I!Xbusnrt_busifacelutcorevsyncÆ›'·I7$øÞºports port@0£endpointH»sÄport@1£endpointH¼sÇport@2£endpointH½s¿opp-table2operating-points-v2sºopp-2000000009 ëÂÐŽopp-3250000009_@Ð�opp-3750000009Z Àеopp-5140000009£€Јdisplayport-controller@ae900002qcom,sm8550-dpqcom,sm8350-dpP£ é é é é é¹ ({·· ···;Xcore_ifacecore_auxctrl_linkctrl_link_ifacestream_pixel'·· ]///dpã޾ƛQokayports port@0£endpointH¿s½port@1£endpointHÀ tsÌopp-table2operating-points-v2s¾opp-1620000009 §ì€ÐÁopp-2700000009߀ÐŽopp-5400000009 /¿еopp-81000000090Gž€Јdsi@ae94000(2qcom,sm8550-dsi-ctrlqcom,mdss-dsi-ctrl£ é@ odsi_ctrl¹ 0{···B·8·1$Xbytebyte_intfpixelcoreifacebusÆ›'··C ]ÂÂÞÃÂdsi Qokay ‚ports port@0£endpointHÄs»port@1£endpointHÅ tsfopp-table2operating-points-v2sÃopp-1875000009 -àÐŽopp-3000000009á£Ð�opp-3580000009V¥€еphy@ae950002qcom,sm8550-dsi-phy-4nm0£ éP éR€ éUodsi_phydsi_phy_lanedsi_pll{· XifacerefV_Qokay ‹�sÂdsi@ae96000(2qcom,sm8550-dsi-ctrlqcom,mdss-dsi-ctrl£ é` odsi_ctrl¹ 0{·· ·D·:·1$Xbytebyte_intfpixelcoreifacebusÆ›'· ·E ]ÆÆÞÃÆdsi  Qdisabledports port@0£endpointHÇs¼port@1£endpointphy@ae970002qcom,sm8550-dsi-phy-4nm0£ ép ér€ éuodsi_phydsi_phy_lanedsi_pll{· XifacerefV_ QdisabledsÆclock-controller@af000002qcom,sm8550-dispcc£ ð\{)¶1*ÂÂÆÆ//ƛЎVs·phy@88e30002qcom,sm8550-snps-eusb2-phy£Ž0T_{Xrefî1Qokayd� —‚ÈsÎphy@88e80002qcom,sm8550-qmp-usb3-dp-phy£Ž€0 {1¢1¤1¥Xauxrefcom_auxusb3_pipeÆ1î11 õphycommonV_Qokayj‚zÉ5s/ports port@0£endpointHÊsport@1£endpointHËsÐport@2£endpointHÌsÀusb@a6f88002qcom,sm8550-dwc3qcom,dwc3£ oˆ =0{1 1œ11¡1ž&Xcfg_noccoreifacesleepmock_utmixo'1ž1œ7$ø ëÂDv‚ƒÍÍÍ<«pwr_evenths_phy_irqdp_hs_phy_irqdm_hs_phy_irqss_phy_irqÆ1Јî10Ù`45$|usb-ddrapps-usbQokayusb@a600000 2snps,dwc3£ `Í  … J0@ ¥ ¾ Ö Î/usb2-phyusb3-phy ìotg ôports port@0£endpointHÏsport@1£endpointHÐsËinterrupt-controller@b2200002qcom,sm8550-pdcqcom,pdc £ "@ðd< à^^a}?~Ì Šûì×sÍthermal-sensor@c271000 2qcom,sm8550-tsensqcom,tsens-v2 £ ' "   ú€«uplowcritical "sêthermal-sensor@c272000 2qcom,sm8550-tsensqcom,tsens-v2 £ '  "0  û�«uplowcritical "sëthermal-sensor@c273000 2qcom,sm8550-tsensqcom,tsens-v2 £ '0 "@  ü‚«uplowcritical "sìpower-management@c300000#2qcom,sm8550-aoss-qmpqcom,aoss-qmp£ 0(v( Š(Vs•sram@c3f00002qcom,rpmh-stats£ ?spmi@c4000002qcom,spmi-pmic-arbP£ @0 P@ D L BÐ@ocorechnlsobsrvrintrcnfg «periph_irq vÍ› 8 E ×ìpmic@c2qcom,pm8010qcom,spmi-pmic£  temp-alarm@24002qcom,spmi-temp-alarm£$ $ "söpmic@d2qcom,pm8010qcom,spmi-pmic£  temp-alarm@24002qcom,spmi-temp-alarm£$ $ "s÷pmic@12qcom,pm8550qcom,spmi-pmic£ temp-alarm@a002qcom,spmi-temp-alarm£    "søgpio@8800 2qcom,pm8550-gpioqcom,spmi-gpio£ˆZv® j×ìs®sdc2-card-det-state‚gpio12‡normalÐ Q ` ms°volume-up-n-state‚gpio6‡normal m `Ðsled-controller@ee00*2qcom,pm8550-flash-ledqcom,spmi-flash-led£î Qdisabledpwm!2qcom,pm8550-pwmqcom,pm8350c-pwm zQokay led@1£‡status … ‹offled@2£‡status … ‹offled@3£‡status … ‹offpmic@72qcom,pm8550qcom,spmi-pmic£ temp-alarm@a002qcom,spmi-temp-alarm£    "sùgpio@8800!2qcom,pm8550b-gpioqcom,spmi-gpio£ˆZvÑ j×ìsÑphy@fd002qcom,pm8550b-eusb2-repeater£ý_ ™J ¦ÒsÈpmic@52qcom,pm8550qcom,spmi-pmic£ temp-alarm@a002qcom,spmi-temp-alarm£    "súgpio@8800"2qcom,pm8550ve-gpioqcom,spmi-gpio£ˆZvÓj×ìsÓpmic@22qcom,pm8550qcom,spmi-pmic£ temp-alarm@a002qcom,spmi-temp-alarm£    "sûgpio@8800"2qcom,pm8550vs-gpioqcom,spmi-gpio£ˆZvÔj×ìsÔpmic@32qcom,pm8550qcom,spmi-pmic£ temp-alarm@a002qcom,spmi-temp-alarm£    "sügpio@8800"2qcom,pm8550vs-gpioqcom,spmi-gpio£ˆZvÕj×ìsÕpmic@42qcom,pm8550qcom,spmi-pmic£ temp-alarm@a002qcom,spmi-temp-alarm£    "sýgpio@8800"2qcom,pm8550vs-gpioqcom,spmi-gpio£ˆZvÖj×ìsÖpmic@62qcom,pm8550qcom,spmi-pmic£ temp-alarm@a002qcom,spmi-temp-alarm£    "sþgpio@8800"2qcom,pm8550vs-gpioqcom,spmi-gpio£ˆZv×j×ìs×pmic@02qcom,pm8550qcom,spmi-pmic£ pon@13002qcom,pmk8350-pon£ ohlospbspwrkey2qcom,pmk8350-pwrkey  ²tQokayresin2qcom,pmk8350-resin Qokay ²rrtc@61002qcom,pmk8350-rtc£ab ortcalarm bnvram@71002qcom,spmi-sdam£q  =qreboot-reason@48£H ½sgpio@8800!2qcom,pmk8550-gpioqcom,spmi-gpio£¸ZvØj×ìsØpmic@a2qcom,pmr735dqcom,spmi-pmic£  temp-alarm@a002qcom,spmi-temp-alarm£   "sÿgpio@8800!2qcom,pmr735d-gpioqcom,spmi-gpio£ˆZvÙj×ìsÙpinctrl@f1000002qcom,sm8550-tlmm£0  ÐZj×ìvNÓ ÂÍ Ð sNhub-i2c0-data-clk-state‚gpio16gpio17 ‡i2chub0_se0� `sShub-i2c1-data-clk-state‚gpio18gpio19 ‡i2chub0_se1� `sThub-i2c2-data-clk-state‚gpio20gpio21 ‡i2chub0_se2� `sUhub-i2c3-data-clk-state‚gpio22gpio23 ‡i2chub0_se3� `sXhub-i2c4-data-clk-state ‚gpio4gpio5 ‡i2chub0_se4� `sYhub-i2c5-data-clk-state ‚gpio6gpio7 ‡i2chub0_se5� `sZhub-i2c6-data-clk-state ‚gpio8gpio9 ‡i2chub0_se6� `s[hub-i2c7-data-clk-state‚gpio10gpio11 ‡i2chub0_se7� `s\hub-i2c8-data-clk-state‚gpio206gpio207 ‡i2chub0_se8� `s]hub-i2c9-data-clk-state‚gpio84gpio85 ‡i2chub0_se9� `s^pcie0-default-states€perst-pins‚gpio94‡gpio� åclkreq-pins‚gpio95‡pcie0_clk_req_n� `wake-pins‚gpio96‡gpio� `pcie1-default-statesƒperst-pins‚gpio97‡gpio� åclkreq-pins‚gpio98‡pcie1_clk_req_n� `wake-pins‚gpio99‡gpio� `qup-i2c0-data-clk-state‚gpio28gpio29 ‡qup1_se0� `˜s_qup-i2c1-data-clk-state‚gpio32gpio33 ‡qup1_se1� `˜sjqup-i2c2-data-clk-state‚gpio36gpio37 ‡qup1_se2� `˜smqup-i2c3-data-clk-state‚gpio40gpio41 ‡qup1_se3� `˜spqup-i2c4-data-clk-state‚gpio44gpio45 ‡qup1_se4� `˜ssqup-i2c5-data-clk-state‚gpio52gpio53 ‡qup1_se5� `˜svqup-i2c6-data-clk-state‚gpio48gpio49 ‡qup1_se6� `˜syqup-i2c8-data-clk-states2scl-pins‚gpio57‡qup2_se0_l1_mira� `˜sda-pins‚gpio56‡qup2_se0_l0_mira� `˜qup-i2c9-data-clk-state‚gpio60gpio61 ‡qup2_se1� `˜s9qup-i2c10-data-clk-state‚gpio64gpio65 ‡qup2_se2� `˜s<qup-i2c11-data-clk-state‚gpio68gpio69 ‡qup2_se3� `˜s?qup-i2c12-data-clk-state ‚gpio2gpio3 ‡qup2_se4� `˜sBqup-i2c13-data-clk-state‚gpio80gpio81 ‡qup2_se5� `˜sEqup-i2c15-data-clk-state‚gpio72gpio106 ‡qup2_se7� `˜sPqup-spi0-cs-state‚gpio31 ‡qup1_se0�©siqup-spi0-data-clk-state‚gpio28gpio29gpio30 ‡qup1_se0�©shqup-spi1-cs-state‚gpio35 ‡qup1_se1�©slqup-spi1-data-clk-state‚gpio32gpio33gpio34 ‡qup1_se1�©skqup-spi2-cs-state‚gpio39 ‡qup1_se2�©soqup-spi2-data-clk-state‚gpio36gpio37gpio38 ‡qup1_se2�©snqup-spi3-cs-state‚gpio43 ‡qup1_se3�©srqup-spi3-data-clk-state‚gpio40gpio41gpio42 ‡qup1_se3�©sqqup-spi4-cs-state‚gpio47 ‡qup1_se4�©suqup-spi4-data-clk-state‚gpio44gpio45gpio46 ‡qup1_se4�©stqup-spi5-cs-state‚gpio55 ‡qup1_se5�©sxqup-spi5-data-clk-state‚gpio52gpio53gpio54 ‡qup1_se5�©swqup-spi6-cs-state‚gpio51 ‡qup1_se6�©s{qup-spi6-data-clk-state‚gpio48gpio49gpio50 ‡qup1_se6�©szqup-spi8-cs-state‚gpio59‡qup2_se0_l3_mira�©s8qup-spi8-data-clk-state‚gpio56gpio57gpio58‡qup2_se0_l2_mira�©s7qup-spi9-cs-state‚gpio63 ‡qup2_se1�©s;qup-spi9-data-clk-state‚gpio60gpio61gpio62 ‡qup2_se1�©s:qup-spi10-cs-state‚gpio67 ‡qup2_se2�©s>qup-spi10-data-clk-state‚gpio64gpio65gpio66 ‡qup2_se2�©s=qup-spi11-cs-state‚gpio71 ‡qup2_se3�©sAqup-spi11-data-clk-state‚gpio68gpio69gpio70 ‡qup2_se3�©s@qup-spi12-cs-state‚gpio119 ‡qup2_se4�©sDqup-spi12-data-clk-state‚gpio2gpio3gpio118 ‡qup2_se4�©sCqup-spi13-cs-state‚gpio83 ‡qup2_se5�©sGqup-spi13-data-clk-state‚gpio80gpio81gpio82 ‡qup2_se5�©sFqup-spi15-cs-state‚gpio75 ‡qup2_se7�©sRqup-spi15-data-clk-state‚gpio72gpio106gpio74 ‡qup2_se7�©sQqup-uart7-default-state‚gpio26gpio27 ‡qup1_se7�©s|qup-uart14-default-state‚gpio78gpio79 ‡qup2_se6� `sHqup-uart14-cts-rts-state‚gpio76gpio77 ‡qup2_se6� åsIsdc2-sleep-states±clk-pins ‚sdc2_clk©�cmd-pins ‚sdc2_cmd `�data-pins ‚sdc2_data `�sdc2-default-states¯clk-pins ‚sdc2_clk©�cmd-pins ‚sdc2_cmd `� data-pins ‚sdc2_data `� bt-default-statesObt-en-pins‚gpio81‡gpio�©sw-ctrl-pins‚gpio82‡gpio ålt9611-irq-state‚gpio8‡gpio©sdlt9611-rst-state‚gpio7‡gpioÄsewcd-reset-n-active-state‚gpio108‡gpio�©Ýsiommu@15000000/2qcom,sm8550-smmu-500qcom,smmu-500arm,mmu-500£†“Œ Aabcdefghijklmnopqrstuvµ¶·¸¹º»¼½¾¿À;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXY‹Œ�Ž��‘’“”•–—˜™¢£œ¥Â§¨©±²³´µ¶·¸s0interrupt-controller@17100000 2arm,gic-v3 £ =ì× ô     smsi-controller@171400002arm,gic-v3-its£  /stimer@174200002arm,armv7-timer-mem£B=  frame@17421000£BB  : frame@17423000£B0 :   Qdisabledframe@17425000£BP :   Qdisabledframe@17427000£Bp :   Qdisabledframe@17429000£B� :   Qdisabledframe@1742b000£B° :   Qdisabledframe@1742d000£BÐ :   Qdisabledrsc@17a00000 Ýapps_rsc2qcom,rpmh-rsc@£ ¡¢£odrv-0drv-1drv-2drv-3$  G  W cÆ!bcm-voter2qcom,bcm-voters clock-controller2qcom,sm8550-rpmh-clkVXxo{Úspower-controller2qcom,sm8550-rpmhpdÞÛs›opp-table2operating-points-v2sÛopp-16sopp-48s0s´opp-52s4opp-56s8sÁopp-60s<opp-64s@sŽopp-80sPopp-128s€s�opp-144s�opp-192sÀsµopp-256ssˆopp-320s@opp-336sPopp-384s€opp-416s regulators-02qcom,pm8550-rpmh-regulators sÜ ƒÜ “M ¨V ¾L ÌV ÞV ïV L M M -Ý